Venkatesh Vasudevan, Test and Verification Solutions Ltd (T&VS) 2015-03-05T16:49:38+00:00

tvs-login-icon

Name:Venkatesh Vasudevan
Designation:Project Lead – SystemC Modeling
Title:Performance Modeling using SystemC & TLM 2.0

Abstract:
Approximately Timed (AT) Modeling can be used for Performance Modeling of Designs. AT is an abstraction level where timing points are introduced and are represented by phases. The TLM 2.0 standard defines three schemes in general. These are single phase, two phase and four phase. These schemes can be extended by definition of custom phases.

T&VS has been involved in performance modeling of System-on-Chip (SoC) blocks. Models are being developed for blocks such as LPDDR4 Memory Controller, AXI4 bus etc. Custom phases have been introduced where applicable and the TLM 2.0 Generic Payload is used as much as possible.

Biography:
Venkatesh Vasudevan has been with T&VS for the past 2 months as Project Lead – SystemC. At T&VS he is in-charge of SystemC and TLM 2.0 based development. Prior to joining T&VS, he held senior positions at SPEL Semiconductor Ltd, Cognizant Technology Solutions, Conexant Systems Inc and Siemens Information Systems Ltd.
He has been involved in the Chip Design & Verification Industry for the past 10 years and holds a PhD in Fault Tolerant Digital Design from the University of Queensland, Australia.

 

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.