Adnan Hamid, Breker Systems 2014-07-22T10:44:02+00:00

Name:Adnan Hamid
Designation:CEO and Founder
Title:Mapping System Coverage Metrics to Traditional Coverage Models

Abstract : Graph-based scenario models provide verification engineers with unique forms of system coverage metrics, including driver coverage for IP blocks, scenario coverage for producer-consumer use cases, resource utilisation and power management coverage. These types of coverage would be very hard to code manually, but are derived automatically from node and path coverage in the graph.

This talk discusses the types of system coverage that can be gathered automatically from a scenario model and considers multiple options, including UCIS, to map system coverage to traditional coverage models. The goal is for the verification team to have a comprehensive view of all coverage metrics, including the ability to roll up results to a single overall coverage assessment.

Biography : Adnan is the founder CEO of Breker and the inventor of its core technology. Prior to Breker, he managed AMD’s System Logic Division, and also led their verification team to create the first test case generator providing 100% coverage for an x86-class microprocessor. In addition, Adnan spent several years at Cadence Design Systems and served as the subject matter expert in system-level verification. Adnan holds nine patents in test case generation and synthesis. He received BS degrees in Electrical Engineering and Computer Science from Princeton University and an MBA from the University of Texas at Austin.

DVClub Presentation                                                                                                                                  Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.