Bhavesh Patel, Synopsys 2014-07-22T11:01:55+00:00

Synopsys

Name: Bhavesh Patel
Designation: Application Consultant, Verification
Title: Top Tips for Successful Power-Aware Verification

Abstract : Synopsys has been at the forefront of power-aware verification from the early days. During that time we have been involved in a great many projects and some best practices have emerged. In this short presentation, Bhavesh Patel, Synopsys’ verification specialist for power sensitive designs in the UK, summarises some of these practices in our top tips for more productive UPF verification.

Biography : Bhavesh Patel is the Senior Application Consultant for Synopsys in the UK with special responsibility for Power-aware Verification. After initially working within BT, Bhavesh joined Synopsys at the end of 1999 in order to support users of a variety of project-critical EDA tools, including RTL synthesis and formal equivalence checking. This naturally led to his expertise in hardware and software modelling and eventually to design verification. Bhavesh has been working as the Low Power Verification expert in the UK since Synopys’ acquisition of low-power leaders, Archpro in 2007. Ever since then, Bhavesh has trained and supported users of UPF and power-aware verification flows on numerous significant projects in the UK, Ireland and the Netherlands, and continues to do so. Bhavesh holds an honours degree in Microelectronics from Brunel University in the UK.

DVClub Presentation                                                                                                   Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.