John Biggs , ARM 2014-07-22T11:01:21+00:00

ARM

Name:John Biggs
Designation:ARM and Chair of IEEE 1801 UPF Work Group
Title:A Brief IEEE 1801 UPF Overview and Update

Abstract : Power has become a critical design constraint for today’s electronic systems. The IEEE 1801 Unified Power Format (UPF) enables specification of power intent to drive both implementation and verification of electronic systems. This talk will give a brief introduction to UPF and provide an overview of the concepts and methodologies fundamental to specifying power intent. In particular it will highlight the benefits of “successive refinement” which enables logical verification independent of physical implementation.

Biography : John Biggs has been involved with ARM developments since 1986 and co-founded ARM Ltd. in 1990. After a number of years working as a VLSI design engineer he went on to form ARM’s Design Methodology Group in 1995. He is currently a Senior Principle Engineer working in ARM’s research group focusing on the development of advanced methodologies for the low-power deployment of synthesizable ARM IP. John holds a BSc in Electrical and Electronic Engineering from the University of Manchester and is Chair of the IEEE P1801 UPF Work Group.

DVClub Presentation                                                                                                   Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.