Paul Bailey, STMicroelectronics 2014-07-22T11:01:10+00:00


Name:Paul Bailey 
Designation:Principal Design Engineer (STMicroelectronics)
Title:Real-life Low Power Verification Pitfalls and UPF 1801 for a CPF User

Abstract : This presentation warns of some traps discovered during functional verification of real-life multi-power digital consumer SoCs. Secondly, it highlights some of the methodology changes and challenges encountered when moving from low power verification of SoCs using CPF power intent, to verification using IEEE 1801 UPF.

Biography : Paul Bailey has a science degree in Electrical and Electronic Engineering and has over 28 years of experience in designing analog and digital electronics, and software. For 16 years he has worked with RTL and digital ASIC design, implementation, and verification: from IP coding through to tapeout signoff. Paul currently works in one of the STMicroelectronics consumer product divisions in a silicon flow architecture role, leading low power SoC design and verification methodology across multiple projects.

DVClub Presentation                                                                                                   Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.