Leo Fang, Synopsys 2015-01-07T13:27:28+00:00

Name:Leo Fang
Designation:Staff CAE, Verification Group
Title:UVM Best Practices & Debug

Abstract:  UVM (Universal Verification Methodology) tends to be a popular way to develop and reuse verification environments in IC world. It effectively guides users on how to build testbench architecture by components, sequences, TLMs, etc., and how to control the simulation flow by phasing. However, the UVM standard SystemVerilog class library with hundreds of classes provides users mass information, which is a big challenge to users. Thus this presentation demonstrates some UVM best practices to use UVM library class, and moreover, it introduces an effective way to debug UVM testbench by VCS DVE and Verdi.

Biography:  Leo Fang, a Senior Verification Solutions specialist from Synopsys, has 12 years’ hands-on IC design & verification experience. He is proficient in verification methodologies like UVM/VMM/OVM, simulator tools like VCS, low power verification tools like NLP,  MVTools and VSI-LP, and Verification IPs like PCIE/HDMI/Interlaken.  Since He joined Synopsys in 2007, he has engaged in a lot of projects and support for Synopsys customers like Cisco, QualComm, LSI, Marvell, AMD, Atheros, Infineon, MediaTek, Realtek, Sunplus, Amlogic, HiSilicon, ZTE, Spreadtrum, etc. He received Bachelor and Master degrees in Electronic Engineering from Tsinghua University.


View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.