Roman Wang, AMD 2015-01-07T13:24:29+00:00

Name:Roman Wang
Designation:Verification Engineer
Title:Are you Suffering to Handle on-the-fly Events in Complex UVM Scenarios

Abstract:  UVM had experienced great adoption and growth throughout the industry for 3 years, engineers are facing a set of challenges on verification of more and more complex design. When UVM users are creating complex scenarios to verify the design features,  it’s a big challenge to handle the concurrent on-the-fly events or interrupts properly and make it be vertical reused.  In the presentation, we will suggest practical  methodology which audience will gain solution from.

Biography:  Roman Wang, a verification engineer from AMD and co-founder of DVClub Shanghai,  has over 7 years’ experience in advance verification methodologies both ASIC and ARM based SOC.  Prior to AMD, Roman worked in Freescale for 5 years. Roman received  M.Sc. degree in Microelectronics & Solid State Electronics and 2 B.Sc. degrees(1. Measurement & Control system technology;  2. Computer Science) from  Xi’an University of Technology. Roman had authored 13 technical papers in CDNLive, SNUG and Technical Journals, meanwhile contributed to Cadence Udacity Functional Hardware Verification course — Lesson 7: Reuse Methodology (UVM).


View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.