Daniel Große, Solvertec GmbH 2014-11-10T10:02:55+00:00

solvertec

Name: Daniel Große
Designation: CEO
Title: Circuit Design: Slip Schedule or Automate Debug

 

Abstract:
When verification fails, the (verification) engineers have to manually find the root cause of the bug based on wave form viewers and visualization tools. Hence, the localization and fixing of bugs (debugging) has become the biggest bottleneck in the design of digital integrated circuits.

This presentation will explain the tool Debug!t, a solution to automate debugging of digital RTL designs. Debug!t performs a root cause analysis of the sources of a design error. It pinpoints to those lines where corrections are possible. Thus Debug!t benefits to meet the design schedule and to get chips designs faster to the market.

Biography:
Daniel Grobe is responsible for leading solvertec’s team to successfully bringing the company’s pioneering technology to the mainstream design debug market. He has over 10 years of experience in hardware verification and debugging. Daniel published more than 50 peer-reviewed papers and served in several program committees. He received his Diploma degree in computer science from the Albert-Ludwigs University, Freiburg, Germany, and holds a summa cum laude Dr.-Ing. degree from the University of Bremen, Germany.

View the Presentation Materials:
DVClub Shanghai Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.