Rich Chang, Synopsys 2015-01-22T06:04:24+00:00


Name:Rich Chang
Designation:Product Marketing Manager
Title:Complete SoC Debug Solution – From HW to SW debugging approaches

SoC design involves more than hardware HDL languages is also involves Testbench, Transacion and SW applications. In traditional HDL debug approach , engineers use waveform, source code and schematic to understand and trace the problems exist in the design. But for SoC design, tradition methods don’t provide sufficient information to help engineers to understand the activities in it. To debug a SoC design, it requires different approaches to visualize and trace the information. A complete SoC debug solution should provide capabilities across multiple abstracts. From hardware to testbench, transaction and to the SW which is running on SoC, will need different approaches to debug. Moreover, a seamless integrations among these debugging capabilities can also boost the debug efficiency for SoC design and verification engineers. In this session we will address the different approaches meet the requirements for SoC debug.

Rich Chang is currently Product Marketing Manager for Debug products in Synopsys. Rich joined Synopsys through the acquisition of SpringSoft where he was the technical marketing manager for the Verdi product line. Prior to joining Synopsys he worked for Springsoft as Corporate Support Engineer and Technical Marketing Manager. Rich also received MBA degree from National Chiao-Tung University in Taiwan.

View the Presentation Materials:
Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.