Dr Pradeep Kumar Nalla,Dr Srobona Mitra,Sudhakar Reddy A, IBM 2018-02-23T09:25:08+00:00

ibm

Name:Dr. Pradeep Kumar Nalla (Staff R&D Engineer – EDA formal verification tools/methodology)Dr. Srobona Mitra (Staff R&D Engineers – Formal Verification for z Processor)Sudhakar Reddy A (Engineering Manager)
Title:Formal verification Applications @ IBM Enterprise Processor designs

Abstract:  Formal verification methodology adoption is growing to help logic design verification closure. This talk covers formal verification history & evolution within IBM, different formal tools/methodologies and their applications (apps) applied to internal enterprise processor design (Power, Z and System ASIC), and key results and challenges during adoption.

 

Biography:  

Pradeep Kumar Nalla, has overall ~6yrs of industry experience in VLSI field. Currently working with IBM Server Processors group since Jan 2012 as part of EDA-India Verification tools team. He is involved in development and support for Formal verification tool SixthSense. Prior to joining IBM, he was with “Atrenta India”, where he developed and supported the tool Sequential Equivalence Checking for Power optimization. He did his Ph.D. from University of Tuebingen, Germany in 2008 – on the topic – “Efficient distributed bounded property checking”

Srobona Mitra is an R&D Engineer with 2+ years experience with the India Systems and Technology Laboratory, IBM India Pvt. Ltd., Bangalore, India. She joined IBM in June 2012, and is working as part of the global formal verification team deploying the formal verification methodology on various units of System Z. She received her M.Tech. and Ph.D. degrees from the Department of Computer Science and Engineering, Indian Institute of Technology (IIT) Kharagpur, Her PhD research was on “Formal Methods for Aiding Verification of Local Design Changes in Digital Integrated Circuits”.

Sudhakar Reddy A, has overall ~15 yrs of industry experience in various domains – GPU/CPU/Mobile/EDA as lead/manager. Majority of his work has been in functional verification. He did his masters from IIT, Madras in Microelectronics.

 

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.