M V Achutha Kiran Kumar, Intel 2015-01-06T14:08:28+00:00

intel

Name: M V Achutha Kiran Kumar
Designation: Staff Engineer, Intel
Title: Embracing Formal Verification: An Intel® Graphics Experience

Abstract:  Increasing Design Complexity driven by Feature and Performance requirements and the Time to Market (TTM) constraints force a faster design and validation closure. Traditional verification processes provide a compromise between breadth of coverage and resources available. Modern formal verification techniques provide a complete coverage of the design with the available resources. Intel® Graphics Team has taken a goal to embrace formal verification in most of its verification efforts. In line with the vision, we have implemented formal techniques in various areas which include control path, data paths, RTL2RTL formal and connectivity analysis. We also have methodologies to enable formal verification at the design stage also which helped a faster churn of RTL and stabilizing it earlier. The presentation talks about the history of formal verification embrace in intel® in general and shares the experience of bringing up formal verification in graphics and the stride it to becoming the Center of expertise.

 

Biography:  Kiran graduated from IISc, Bangalore and joined Intel through campus recruitment. He started on the famous rather infamous “Whitefield” project as RTL designer and worked on Circuit designs, Backend synthesis before exploring functional verification. He has done pre silicon verification at multiprocessor, cluster level before ramping up on Formal verification. Starting with Datapath formal verification using STE, he expanded the scope of formal verification on Graphics with Control path verification and RTL2RTL Formal equivalence verification. He was instrumental in evaluating and bringing up new tools and methodologies and his team is the “Centre of Expertise” for the formal methods in his group globally. He also runs a formal focus group for intel india which is a common platform for increasing the formal presence in different projects.

 

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.