Design Verification Conference – November, 2011 2014-05-20T10:30:46+00:00

TVS hosted an International Design Verification Confernece in the UK in November 2011

Download Everything (approx 8 MB)

Mike Bartley, CEO, TVS: “Introduction”

Harry Foster, Chief Scientist for Design Verification Technology Division, Mentor Graphics: “From Volume to Velocity: The Transforming Landscape in Function Verification”

Panel Session: Our Top Verification Challenges

• Bryan Dickman, Director Design Assurance, Processor Division, ARM PDF

• Olivier Haller, Verification Methodology Manager, STMicroelectronics PDF

• Hans Lundén, Functional Verification Manager, Ericsson PPT

• Clemens Müller, Director Functional Verification, Automotive Microcontroller Business Line Infineon PDF

Mike Stellfox, SoC and System Verification Solutions Architecture Team Leader, Cadence Design Systems: “The next frontier – Addressing the Challenges of SoC Verification” PDF

Serrie Chapman, Requirements Engineering Manager, and Darren Galpin, VIP Verification Manager, Infineon Technologies: “The drive for Requirements Engineering and how it may affect verification” PDF

Mike Benjamin, Verification Consultant, TVS: “Benchmarking Functional Verification” PDF

Steve Holloway, Senior Verification Engineer, Methodologies Group, Dialog Semiconductor: “Adopting a Methodology”, How and why?” PDF

Lawrence Loh, Vice President of Worldwide Applications Engineering, Jasper Design Automation: “SOC-level Formal Verification” PDF

Nick Gatherer, Engineering Manager for Modeling, ARM: “Does ESL Have a Role in Verification?” PDF

Jean-Marc Forey, Technical Marketing Manager, SpringSoft: “Mutation-based Testing Technologies Close the “Quality Gap” in Functional Verification for Complex Chip Designs” PDF

Janick Bergeron, Synopsys Fellow, Synopsys: “Functional Verification of Today’s and Tomorrow’s SoCs” PDF

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.