Bring IP Verification Closure to SoC 2015-12-03T11:55:27+00:00
Conference:DVClub Europe – December 2015 (click here to see full programme)
Speaker:Gaurav Gupta (Staff Design Engineer)
Organisation:Freescale Semiconductor Inc.
Presentation Title:Bring IP verification closure to SoC, Scalable Methods to Bridge the Gap between IP and SoC Verification
Abstract:To cater to exponentially growing complexity and ever so shirking ‘Time to Market’, we need to find better ways to achieve our verification goals faster. Distinction between IP and SoC verification is getting obscured as dynamics of verification is shifting to a ‘Sub-System’ containing multiple IPs working together.

There is a clear need to make SoC verification and IP verification more ’inter-reusable’ in-order to mitigate not just the issues in modelling of environments around Standalone IPs versus actual SoC/Sub-System but also to empower system level verification environment with scalable and re-usable methodology which defines guidelines about how to handle and manage verification problems efficiently in structured manner.

It would be desirable to not just be able to port stimulus from IP verification environment to a SoC verification environment but to have SoC environment an extension of the IP verification environment.

  • Stimulus Portability from IP verification environment to a sub-system/SoC environment which is controlled by CPU(s)
  • Eliminates duplication by removing requirement of developing ‘C’ patterns to guide CPU(s)
  • Enables Testbench controlled processor execution
Speaker Bio:Gaurav Gupta is a Staff Design Engineer with the Automotive Microcontroller Product Group at Freescale Semiconductor Inc. He has 10 years of experience spanning across organizations like Synopsys, Wipro and Freescale. He has worked in the area of Functional and Formal verification, and development of Assertion IPs for protocols such as AXI and OCP.His primary responsibilities include verification of complex IPs in the area of High Speed Serial Interfaces, and Image signal processing IPs and sub-systems for ADAS. Gaurav has authored multiple papers in the domain of Functional and Formal verification.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.