System-Level Coverage Closure with Graph-Based Portable Stimulus 2015-12-03T07:01:13+00:00
Conference:DVClub Europe – December 2015 (click here to see full programme)
Speaker:Tom Anderson (Vice President of Marketing)
Organisation:Breker Verification Systems
Presentation Title:System-Level Coverage Closure with Graph-Based Portable Stimulus
Abstract:Coverage metrics are a key for effective chip verification, but many types of coverage tend to focus on the implementation rather than the verification intent. This talk introduces system-level coverage metrics that are captured by the graph-based scenario models used to drive a portable stimulus solution. In addition to the higher level of abstraction provided by system-level coverage, the nature of a graph means that all paths can be analysed and closure is guaranteed for all coverage defined by the graph. It is possible to automatically generate a set of test cases that hit all system-level coverage metrics, including complete exercise of all corner cases in standard protocols. System-level coverage results can be exported as SystemVerilog coverage so that it can be merged with other metrics.

  • Multiple forms of coverage metrics are required
  • Graph-based scenario models are very effective at capturing system-level coverage metrics representing verification intent
  • Graphs enable fully automated system-level coverage closure
Speaker Bio:Tom Anderson is Vice President of Marketing at Breker Verification Systems and Secretary of Accellera’s Portable Stimulus Working Group. He has more than 15 years of experience in EDA verification applications and marketing. Tom has served as Product Management Group Director for Advanced Verification Solutions at Cadence, Technical Marketing Director in the Verification Group at Synopsys, Vice President of Applications Engineering at 0-In Design Automation, and Vice President of Engineering at IP pioneer Virtual Chips. He holds a BS in Computer Systems Engineering from the University of Massachusetts at Amherst and an MS in Electrical Engineering and Computer Science from the Massachusetts Institute of Technology (MIT).

View the Presentation Materials:

  • At the request of the speaker Presentation Slides will not be available post-event.
  • At the request of the speaker the recording will not be available post-event.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.