Leveraging Exhaustive Formal Analysis for Security Verification 2016-03-15T10:37:11+00:00
Conference:DVClub Europe – March 2016 (click here to see full programme)
Speaker:David Kelf (VP Marketing)
Organisation:Onespin Solutions
Presentation Title:Leveraging Exhaustive Formal Analysis for Security Verification
Abstract:Hardware security verification must assure complete confidence that all potential vulnerabilities have been examined. The use of formal technology as a basis for security verification provides an exhaustive approach that, if guided correctly, will ensure complete verification coverage. This presentation will discuss a solution that provides the correct guidance to a formal engine to absolutely minimize the risk of security vulnerabilities in hardware.
Speaker Bio:Dave Kelf heads OneSpin’s marketing efforts, including technical and product strategy. Dave was an IC designer before moving into Application Engineering and general business roles. He was president and CEO of Sigmatix, Inc. and Verification Marketing Director at Cadence Design Systems. As vice president of marketing at Co-Design Automation and then Synopsys, Kelf oversaw the successful introduction and growth of the SystemVerilog language, before running marketing for Novas software which became Springsoft (now Synopsys). He holds a Master of Science degree in Microelectronics and an MBA from Boston University.

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.