Debug with Emulation – Revealing what’s not Visible with Simulation 2016-05-26T02:53:12+00:00
Conference:DVClub Europe – May 2016 (click here to see full programme)
Speaker:Ian Gibbins & Krzysztof Szczur
Presentation Title:Debug with Emulation – Revealing what’s not Visible with Simulation
Abstract:Emulation is becoming increasingly popular and being used much earlier than traditional FPGA prototyping in the verification process. For example, Simulation acceleration is being considered as soon as major blocks of SoC are available. For this reason, advanced debugging capabilities are required to trace issues and find bugs while running emulation instead of running pure HDL simulation. The result is the advantage of revealing issues that would not be visible purely with weeks of HDL simulation.

  • Hardware emulation to accelerate simulation
  • Static & dynamic probes in hardware giving 100% signal visibility
  • Ability to debug embedded software using SCE-MI interface
Speaker Bio:Ian is a Chartered Engineer (MIET) with 30 years of experience in ASIC and FPGA design. Initially working in R&D and later consulting in mobile communications, he has spent 15 years in customer sales and support. Ian joined FirstEDA in 2006, where he has technical responsibility for a broad range of verification and validation solutions, including Aldec’s class-leading portfolio.

Krzysztof joined Aldec in 2001 and was a key member of the team that developed HES™, Aldec’s FPGA-based co-simulation and emulation technology. He has worked in the fields of HDL IP-cores verification, testbench automation and design verification for DO-254 compliance. As a Technical Support Engineer and now Manager, Krzysztof has practical experience and a deep understanding of co-simulation, emulation and prototyping as well as hardware tools training skills.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.