Speaker: Larry Melling, Cadence 2015-04-24T08:09:12+00:00
Conference:DVClub Europe 2015 (click here to see full programme)
Speaker:Larry Melling, Director Product Management & Marketing for Perspec System Verifier
Organisation:Cadence
Presentation Title:Achieving Real Verification Reuse: Software Driven
Abstract:While the bottom-up approach offered by UVM constrained random and coverage driven verification revolutionized IP and unit level testing, it doesn’t meet the requirements for SoC level Verification. To fully address SoC-level verification, a solution needs to allow not only for vertical (IP to SoC) reuse and horizontal (cross-platform) reuse, but most importantly it must provide a way to capture and share use cases and deliver a top-down verification approach. By offering an abstract model-based approach Perspec not only enables capture of use cases, but through abstraction makes reuse and sharing of the use cases easy.

  • Abstract model to quickly capture use cases of complex multiprocessor SoCs
  • Ability to share use cases between domain experts (e.g. coherency and low power)
  • Leverage abstract model for faster debug of complex use cases
BiographyLarry Melling is Director for Product Management and Marketing at Cadence Design Systems, responsible for software driven verification, virtual prototyping and embedded software debug. His background includes 20+ years of experience are in bringing new technology to market, both the Electronic Design Automation and Embedded Development markets with vertical market experience in SoC semiconductor, wireless cellular handset, military and aerospace image processing. Previous positions include senior product management roles at Virtio, Agility, and SAFE Corp.

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.