Speaker: Staffen Berg, Mentor Graphics 2015-04-24T08:31:55+00:00
Conference:DVClub Europe 2015 (click here to see full programme)
Speaker:Staffan Berg, Senior Applications Engineer
Organisation:Mentor Graphics
Presentation Title:Automating SoC-Level Tests with Portable Stimulus
Abstract:Techniques for generating verification stimulus have been around as long there have been designs to verify. As the designs being verified have become more complex, stimulus generation techniques have evolved to address the emerging requirements. From directed tests to random test generation to graph-based intelligent testbench automation, development of these stimulus generation techniques has evolved from specific verification challenges.Today, new verification challenges emerging at the SoC level. SoC-level verification is performed using simulation, emulation, and prototypes. Stimulus is often driven by the embedded processors inside the design. Existing stimulus-generation techniques, such as constrained random generation, simply don’t scale to SoC-level verification.This session will explore the emerging SoC-level verification challenges, and new portable stimulus generation techniques that raise the stimulus specification abstraction level, enable stimulus reuse across verification platforms, and bring a high degree of automation to SoC-level stimulus generation.  Topics covered will include:

  • Graph-based intelligent testbench automation
  • Portable stimulus
  • Scaling from Block to SoC verification
BiographyStaffan Berg is currently working as European Applications Engineer at Mentor Graphics in Europe, specializing in Digital Functional Verification Tools and Methodology. He has been with Mentor since 1989, working in many different fields including Real-time SW development tools, Simulation. Logic Synthesis, Formal verification and HW/SW Co-verification. Prior to joining Mentor Staffan worked as Systems Engineer at Racal-Redac, and as EDA tool developer at Ericsson Telecom. Staffan holds an M. Sc degree from the Royal Institute of Technology in Stockholm, Sweden

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.