DVCLUB Europe – Nov 2016 – SAFETY 2016-12-02T09:57:18+00:00

dvclub-nov16-image


asuresign-button

  • Topic: SAFETY
  • Meeting Date: Tuesday 29th November, 2016
  • Locations: Online, Bristol, Cambridge and Grenoble

The principal goal of DVClub Europe is to have fun while helping build the verification community through regular educational and networking events.

Attendance at DVClub Europe events is free and open to all non-service provider semiconductor professionals.

Agenda (GMT)

11.30Arrival and Networking
12.00Welcome and Introduction
– T&VS, Mike Bartley, (CEO and Founder)
12.05Software Verification for Low Power, Safety Critical Systems
Simon Davidmann, Founder & CEO, Imperas Software Ltd.
– Download: Presentation Slides | Video Presentation
12.25ISO 26262 – This Changes Everything
John Brennan, Product Management Director, Cadence Design Systems, Inc.
– Download: Presentation Slides | Video Presentation
12.45Formal Fault Analysis for ISO 26262 Fault Metrics on Real World Designs.
– Jörg Große, Product Manager Safety Critical Solution, OneSpin Solutions.
– Download: Presentation Slides | Video Presentation
13.05Formal Fault Injection.
– Mark Handover, European Applications Engineer, Digital Design & Verification Solutions., Mentor Graphics.
– Download: Presentation Slides | Video Presentation
13.25Closing Remarks
13.30Networking

Venues

  • Bristol: Imagination Technologies, 715 Aztec West, Almondsbury, Bristol, BS32 4UD, UK.
  • Cambridge: ARM, 110 Fulbourn Road, Cambridge, CB1 9NJ, UK
  • Grenoble: STMicroelectronics – Polygone Scientifique, 12 Rue Jules Horowitz, Grenoble, France
  • Remote Access

Sponsorsdvclub-2016-sponsors-1b

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.