Formal Fault Analysis for ISO 26262 Fault Metrics on Real World Designs. 2016-12-01T12:27:53+00:00
Conference: DVCLUB Europe: SAFETY (Nov 2016)
Speaker: Jörg Große
Organisation: OneSpin Solutions
Presentation Title: Formal fault analysis for ISO 26262 fault metrics on real world designs
Abstract: Safety critical development processes, governed by standards such as ISO26262, include the use of fault correction components that protect the device against Random faults that occur naturally during operation. The verification of these devices to ensure that a high proportion of these faults will be handled correctly is essential, driving a key diagnostic fault coverage metric. Formal verification has proven an important element in this analysis, used both standalone and with simulation. This presentation will discuss methods in use on production devices today, in which high diagnostic coverage may be achieved efficiently using Formal.

  • ISO26262 requires a high proportion of Random operational faults that occur during operation to be managed correctly
  • Formal Verification has proven a highly effective method to drive a high diagnostic fault coverage metric on real designs
  • Using fault injection techniques with formal analysis allows for the safety components to be exhaustively analysed with a minimal level of test creation
Speaker Bio: Jörg Große is the Product Manager for Functional Safety at OneSpin. He has more than 20 years of experience in EDA, functional verification and ASIC design, having served at companies in Europe, the United States and New Zealand.

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.