Formal Fault Injection 2016-12-01T12:28:12+00:00
Conference:DVCLUB Europe: SAFETY (Nov 2016)
Speaker:Mark Handover
Organisation:Mentor Graphics
Presentation Title:Formal Fault Injection
Abstract:Safety mechanisms are one of the most critical areas of ISO-26262 compliant automotive designs and their architecture and quality are a key differentiator for various IC providers. This implies that they should be verified as rigorously as possible, and their efficiency in detecting and correcting faults thoroughly and accurately analyzed. While verifying a sample of possible use cases might be sufficient for less critical areas, safety mechanisms require more rigorous means.

Formal Fault Injection is a verification technique used in safety critical automotive devices as well as other high reliability applications. In our formal fault injection approach, we use the sequential equivalence checking technology on the DUV’s HDL applied on two copies of the DUV: one copy for fault injection another that is used as reference when checking for the impact of a fault injection. Fault injection consists of changing the value of a selected design signal at an arbitrary time point for a given period of time and checking the effect of this “change” at some other design observation elements. If observation points get values different to their reference values, then the fault is propagated to the observation point and the fault has been not captured by the safety mechanism.

The tool not only provides pass/fail information it also collects fault metrics for the DUV.
Sequential equivalence checking technology on the DUV’s HDL applied on two copies of the DUV:

  • One copy for fault injection another that is used as reference when checking for the impact of a fault injection
    Safety mechanisms for ISO-26262
Speaker Bio:Mark has been involved in the design and verification of complex SoCs for over 20 years.
He has worked as an applications engineer with Mentor Graphics for the past 15 years, focusing primarily on the areas of static and low power verification.

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.