Methodologies For Rigorous Safety Verification 2017-10-23T13:50:11+00:00

DVClub Europe Meeting – November 2017

Methodologies for Rigorous Safety Verification

Title:

Methodologies for Rigorous Safety Verification

Speaker:Ann Keffer, Product Management Director, Cadence Design Systems
Conference:DVCLUB Europe: 28 November 2017
Abstract:Autonomous driving is becoming real. Coming out of the realm of research, autonomous vehicles are now on roads around you. Safety of these vehicles is an important consideration in their design. How do you make sure that the vehicle is safe enough for you to put your loved ones in it? This presentation will illustrate some challenges making autonomous vehicles safer and how we can overcome these challenges.

  • Autonomous driving is becoming real.
  • Safety is key.
  • How do you make sure your chip/SoC is safe?
Speaker Bio:Ann Keffer is the worldwide Product Marketing Director for Cadence Design System’s Verification Group focusing on the automotive market. Ann received her undergraduate degree in computer science and mathematics and started her career at Hewlett Packard as a software developer. After a several years in R&D, she moved into application engineering, then product marketing and finally marketing management. After a long career at Hewlett Packard, Ann led worldwide marketing for two major companies in the automation and a robotics industry. She joined Cadence Design Systems April 2016.
Register for FREE

Sponsors

DVCLUB Europe is made possible through the generosity of our sponsors.

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.