Designing Safer Cars – A Journey in ISO26262 Territories 2015-10-27T17:33:02+00:00
Conference: DVClub Europe – October 2015 (click here to see full programme)
Speaker: Jean-Marc Foley, Verification Group/Corporate Application Engineer
Automotive Functional Safety Professional.
Organisation: Synopsys
Presentation Title: Functional Safety in Hardware Verification (working title)
Abstract: Despite being several years old, with a revision actively being worked on, the ISO26262 standard is still an unknown or very new and frightening mystery to many IC/IP designers and verifiers. It is definitively a broad standard, which can be read in multiple ways and at multiple levels, but it inherits from exiting best practices and standards like IEC61508. In any case, the ISO26262 is built on a few fundamental and structuring ideas which should guide all the designers and verifiers of safety related elements. They will be highlighted together with a perspective on tool qualification, on functional and safety verification.

  • ISO26262 Essence
  • Systematic & random faults
  • Tool qualification
Biography: Jean-Marc Forey has a degree from the ‘Ecole Nationale Supérieure de Physique de Strasbourg’ (1988). He has held hardware development positions in Thomson CSF, Matra Marconi Space, Philips TRT, Hewlett-Packard. He has been Senior Verification Application Engineer for Synopsys. He has been working on Certitude (a fault injection tool) since 2005 for Certess, SpringSoft and now for Synopsys Verification Group. He is heavily involved with Certitude specifications. Jean-Marc Forey has been certified “Automotive Functional Safety Professional” in 2013 by TUV SUD.

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.