Safety, Requirements Engineering and Proof of Implementation 2017-05-18T09:31:46+00:00
Conference:DVClub Europe – October 2015 (click here to see full programme)
Speaker:Serrie-justine Chapman (asureSIGN Product Manager and Requirements Engineering Consultant)
Presentation Title:Safety, Requirements Engineering and Proof of Implementation
Abstract:A brief overview of Safety Standards and how they affect the design and verification community. Some of the basic intentions of the ISO26262 automotive standard and a discussion on how and what is needed to ensure compliance.

  • Safety, Requirements Engineering, proof of implementation
Biography:Serrie has 15 years of experience working first in automotive pre-silicon semiconductor verification and latterly in the realm of Requirements engineering helping to attain safety Compliance across the Requirements to Test and verification gap. She is currently working on the EC CRYSTAL Interoperability project with automotive companies such as Daimler, Volvo, AVL, Valeo and Fraunhofer and also within the Rail domain with STS rail driving a tooling solution with TVS’ asureSIGN and asureVIEW. She is also involved with a UK NATEP project extending the solution to avionics and the system and software domain.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.