DVClub Europe – September 2015 2017-05-18T09:30:12+00:00



  • Meeting date: Tuesday 22nd September, 2015

The principal goal of DVClub Europe is to have fun while helping build the verification community through regular educational and networking events.  DVClub Europe  2015 attendance is free and is open to all non-service provider semiconductor professionals.

Agenda (BST)

11.30Arrival and Networking
12.00Introduction, T&VS, Mike Bartley,  (CEO and Founder)
12.05Mentor Graphics, Gabriel Chidolue (Verification Technologist)
Successive Refinement: A Methodology for Incremental Specification of Power Intent using UPF
12.35Breker Verification Systems, Adnan Hamid (Co-Founder and CTO)
Low Power Verification with Graph-Based Portable Stimulus
12.55Synopsys, Srobona Mitra (Senior R&D Engineer)
Static Power Intent Verification of Power State Switching Expressions
13.15ARM Embedded Technologies, Divyeshkumar Dhanjibhai Vora (Staff Design Engineer)
Challenges with Power Aware Simulation and Verification Methodologies
13.35Close and Networking


  • Bristol: Broadcom, 910 Aztec West, Almondsbury, Bristol, BS32 4SR
  • Cambridge: ARM, 110 Fulbourn Road, Cambridge, CB1 9NJ
  • Grenoble: STMicroelectronics – Polygone Scientifique, 12 Rue Jules Horowitz, Grenoble
  • Sophia: Business Pôle, Entrée A, 1047, Route des Dolines, 06901 Sophia Antipolis Cedex
  • Remote Access


Registration is now closed




The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.