Adnan Hamid, Breker Verification Systems 2015-09-25T06:11:12+00:00
Conference: DVClub Europe – September 2015 (click here to see full programme)
Speaker: Adnan Hamid, Co-Founder and CTO
Organisation: Breker Verification Systems, Inc.
Presentation Title: Low Power Verification with Graph-Based Portable Stimulus
Abstract: Many aspects of low-power design can be checked by static and formal methods. However, ensuring that chip functionality continues to work properly across all legal power states requires simulation. Often this is accomplished with directed tests using hand-written manipulations of the power domains. This talk presents an automated solution. When a graph-based scenario model captures the key use cases for the design, an overlay graph can define the full range of legal power states. It is then possible to automatically generate a set of test cases to ensure that the chip functions as intended as power domains turn and off. These test cases satisfy Accellera’s requirement for portable stimulus because they can be generated for simulation, hardware platforms, and silicon in the lab.

  • Today’s chips have very complex low-power design techniques
  • Verification requires manipulating power domains while running realistic use-case scenarios
  • Graph-based scenario models and portable stimulus can do this
Biography Adnan Hamid is co-founder and CTO of Breker Verification Systems, focusing on SoC verification. His background includes managing AMD’s System Logic Division and serving as an expert in system-level verification at Cadence. Adnan received BS degrees in Electrical Engineering and Computer Science from Princeton, and an MBA from UT- Austin.

Presentation Material:

  • At the request of the speaker Presentation Slides will not be available post-event.
  • At the request of the speaker the recording will not be available post-event.
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.