Divyeshkumar Dhanjibhai Vora, ARM Embedded Technologies 2015-10-05T07:32:23+00:00
Conference:DVClub Europe – September 2015 (click here to see full programme)
Speaker:Divyeshkumar Dhanjibhai Vora, Staff Design Engineer
Organisation:ARM Embedded Technologies
Presentation Title:Challenges with Power Aware Simulation and Verification Methodologies
Abstract:PA simulation is a very powerful way to check the design power requirement early in the implementation cycle. However, PA simulation is still in early phase, and with increasing complexity, more check points need to be put in place to catch issues.This paper discusses about proposed enhancements like integrated PA models, liberty based assertions and UPF macro support using successive refinement, to fill the quality holes in the PA simulation flow. As the modelling complexity is increasing, it requires a thorough check to qualify the above said features in the library models.

This paper also discusses a library based validation flow which has been developed in-house at ARM to ensure the qualification of the PA behaviour of each library cell against the reference vectors.

  • Power-aware (PA) simulation overview
  • Proposed enhancements in PA simulation
  • Library based validation flow
BiographyDivyeshkumar is currently leading SC/IO Modelling group at ARM. Prior to ARM, he worked at STMicroelectronics in IO characterization group. He has been in this industry for more than 8 years.  His area of interest is Physical IP Modeling and Low power flows. He has done presentation at different EDA forums on various topics pertaining to low power.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.