Srobona Mitra, Synopsys India Pvt. Ltd. 2015-10-05T07:30:03+00:00
Conference:DVClub Europe – September 2015 (click here to see full programme)
Speaker:Srobona Mitra, Senior R&D Engineer
Organisation:Synopsys India Pvt. Ltd.
Presentation Title:Static Power Intent Verification of Power State Switching Expressions
Abstract:Low power architecture of a design (specified in terms of UPF/CPF) goes through a series of refinements throughout the design cycle. Therefore it is very crucial to check whether the initial low power intent remains intact in these refinement steps. Any erroneous refinement step usually leads to functional bugs in the design, which can only be detected late in the verification cycle. In this paper, we propose a static checking methodology for verifying early that the power state switching expressions in a power architecture specification are equivalent through successive stages of power intent refinement.
BiographySrobona Mitra is currently Senior R&D Engineer in low power static verification tool development at Synopsys, Bangalore. Prior to this she has 3 years’ experience with the India Systems and Technology Laboratory, IBM India Pvt. Ltd., Bangalore, driving formal verification methodology deployment on System Z. She received her M.Tech. and Ph.D. degrees from the Department of Computer Science and Engineering, Indian Institute of Technology (IIT) Kharagpur, Kharagpur, India, in 2006 and 2013, respectively.  She has authored several international conference and journal papers in the field of formal/semi-formal/static hardware verification.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.