Deep Formal Methodology for Arm Austin’s A-class CPUs 2018-05-25T08:40:09+00:00

DVCLUB Europe | Formal Verification

Deep Formal Methodology for Arm Austin’s A-class CPUs – Evolution and Learnings

Conference:DVCLUB Europe | Formal Verification | May 2018
Speaker:Vikram Khosa, Principal Engineer, Arm
Abstract:This presentation describes the journey of how a deep-formal verification program matured from early inception into a closely-integrated part of the overall CPU design and verification flows at Arm Austin.

  • Learning phase: developed a team and methodology
  • Execution phase: applied methodology to a grounds-up complex CPU project; discussion of results
  • Learnings from the first project applied to subsequent projects with better results
Speaker Biography:Vikram Khosa currently leads the CPU formal verification effort at Arm’s Austin design center. He was previously memory-system verification lead for the Cortex-A15 CPU. Other past experience includes CPU/ASIC/SoC verification roles with multiple companies, including 2 early-stage startups. He has a Bachelors in Engineering from BITS, Pilani and a Masters in Computer Engineering from University of Minnesota, Twin Cities
Presentation Downloads:Visit the main Formal Verification page to download the presentations.


DVCLUB Europe is made possible through the generosity of our sponsors.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.