Meeting the Challenge: Formal Verification of an FPU 2018-05-25T08:39:52+00:00

DVCLUB Europe | Formal Verification

Meeting the Challenge:
Formal Verification of an FPU

Conference:DVCLUB Europe | Formal Verification | May 2018
Speaker:Nicolae Tusinschi, Product Specialist Design Verification. OneSpin Solutions
Abstract:Verification of floating-point hardware designs has long been considered a significant challenge for formal tools. Floating-point units (FPUs) combine the mathematical complexity of floating-point arithmetic with a wide range of special cases that require complex control paths. Most successful applications of formal verification to FPUs have involved domain experts and hard-to-use specialized tools. In contrast, this talk presents a customer case study in which a real-world floating-point design was verified using commercial formal tools and a readable, easy-to-use SystemVerilog assertion-based verification library for the IEEE 754 standard. The talk includes examples of assertions, bugs found, and runtimes on the customer design.

  • Real-world floating-point unit (FPU) design
  • Formal verification extended into a non-traditional domain
  • Example of the power of specialized assertion libraries and formal apps
Speaker Biography:Nicolae Tusinschi is Product Specialist Design Verification at OneSpin Solutions. Nicolae joined the team in 2016 as a quality assurance engineer and developed an exhaustive knowledge of OneSpin’s complete suite of formal verification tools before targeting his attention on the company’s OneSpin 360 DV™ design verification solution. His key projects have included integrating simulation coverage with formal results, leveraging coverage results in the verification process, and a case study on the application of formal verification to the I2C serial protocol.

Nicolae holds a Bachelor of Science in Industrial Automation from “Dunărea de Jos” University of Galați (Romania) and a European Master’s in Embedded Computing Systems (EMECS) awarded jointly by Technische Universität Kaiserslautern (Germany) and University of Southampton (United Kingdom). During his graduate studies, he completed his master’s thesis, “Formal Verification of Proprietary Microcontroller IP,” at Continental in Frankfurt, Germany.

Nicolae is based at OneSpin headquarters in Munich, Germany and is proficient in English, Romanian, Russian, and German

Presentation Downloads:Visit the main Formal Verification page to download the presentations.


DVCLUB Europe is made possible through the generosity of our sponsors.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.