It’s Been 24 Hours – Should I Kill My Formal Run? 2018-05-25T08:40:14+00:00

DVCLUB Europe | Formal Verification

It’s Been 24 Hours – Should I Kill My Formal Run?

Conference:DVCLUB Europe | Formal Verification | May 2018
Speaker:Jeremy Levitt, Principal Engineer, Questa Formal R&D, Mentor, A Siemens Business
Abstract:This time yesterday you kicked off a formal analysis – and it’s still running! Is it making any progress, or should you kill it now and start over? In this talk we will show how to make an informed decision using “engine health” monitoring, a snapshot of the active logic being used by the analysis, and making an honest appraisal of the assumptions you applied at the beginning of the run. Plus: we’ll show how a secure mobile app can be employed to keep track of progress of formal runs when you are away from your workstation.

  • Be careful that your initial assumptions are not too broad
  • Confirm the relevance of the DUT logic being included in the analysis
  • Leverage “engine health” indicators
Speaker Biography:Dr. Levitt is a Principal Engineer in the Formal Verification Group of Mentor, A Siemens Business. He oversees R&D with a focus on algorithm development. Jeremy earned his Ph.D in Electrical Engineering from Stanford in 1997, M.S. in 1993 and a B.A.Sc in Engineering Science from the University of Toronto in 1991.
Presentation Downloads:Visit the main Formal Verification page to download the presentations.


DVCLUB Europe is made possible through the generosity of our sponsors.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.