DVCLUB: IOT is IOMSLPT for Verification Engineers 2017-09-13T13:21:21+00:00
Conference:DVCLUB Europe: Sept 2017
Speaker:Adam Sherer (Product Management Group Director) Cadence Design Systems
Presentation Title:IOT is IOMSLPT for Verification Engineers – And an Acronym We’ll Never Use Again!
Abstract:IOT devices connect the analog world with the digital internet making them inherently dependent on both mixed signal and low power. Whether these devices are destine for mission critical applications consumer applications, the design parameters are drawing the analog and digital IP together with power management tighter than ever. Traditional methods of transistor-level verification remain necessary, but can’t simulate fast enough to run power-aware tests that enable functional verification. New methods binding SystemVerilog real number modeling (SVRNM) and IEEE 1801/UPF will be presented that can quickly and comprehensively verify IOT deveices.

  • IOT devices at the edge of the network are inherently mixed signal and low power
  • Traditional transistor-level verification is necessary but insufficient for IOT
  • New methods binding SystemVerilog real number modeling and IEEE1801/UPF are needed to quickly and comprehensively verify IOT devices
Speaker Bio:Adam Sherer and his team are responsible for the simulation-based verification technology product lifecycle management in the System Verification Group. His 26 years of experience in verification and software engineering include roles in product management, applications engineering, and R&D. Sherer is also the Chair of the Accellera Promotions Committee that provides marketing support for the Accellera Systems Initiative standards organization.

Sherer received his MS EE from the University of Rochester, with research published in the IEEE Transactions on CAD. His BS EE and BA CS were received from SUNY Buffalo. He also holds a 2017 patent in verification technology.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.