DVCLUB: Real Value Modeling for Improving the Verification Performance 2017-09-13T13:19:32+00:00
Conference: DVCLUB Europe: Sept 2017
Speaker #1: Mallikarjuna Reddy, (Project Manager) Test and Verification Solutions
Speaker #2: Venkatramanarao (Member of Technical Staff – AMS Verification), Mindlance Technologies.
Presentation Title: Real Value Modeling for Improving the Verification Performance
Abstract: Due to increasing unpredictability and complexity of systems, circuit SPICE and Fast SPICE simulation cannot deliver verification closure on time. With the demand to have more functionality in today’s designs, the high performance SOC’s have to further accommodate Analog and Mixed Signal (AMS) designs. This leads to growing necessity of methodology for accurate and fast verification of AMS designs.

Here we are presenting AMS verification which uses well known Real Value Modelling (RVM) concepts. RVM processes floating-point real numbers like analog world, based on discrete events. The developed verification technique in this work makes it possible to behaviorally model analog effects such as supply ramp behavior, PVT variations, using event driven simulators and compatible with existing digital verification techniques.

Speaker Bio: Mallikarjuna has 14+ years of experience with Master’s degree from PSG college of technology. He has worked on Analog design, Analog modeling and AMS verification at Sub-system and Full-chip areas. He is currently working in Test and verification Solutions from last 3 years. In the past, he worked with Cypress semiconductors for about 11 years and a year in C2C solutions India Pvt Ltd.

Venkat has done Master’s Degree from Anna university.  He has 7 years of experience in AMS verification. He is interested to work on new methodologies in AMS verification, travelling, making friends and playing cricket.  He is currently working in Mindlance technologies. In the past, he worked with Applied Micro, Test and Verification and Cyient Ltd

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.