Sudhakar Surendran,Texas Instruments 2015-07-03T09:23:24+00:00
Name:Sudhakar Surendran
Designation:Technical Lead,Texas Instruments
Title:SoC HW/SW Co-Verification Challenges

Advent of programmable processor in SoCs have made HW/SW verification an essential part of SoC verification. In this talk I will address the challenges faced in:

  • Verification plan creation
  • Identifying scenarios for HW/SW verification
  • Usecase extraction and mapping to manageable verification items
  • Test case creation
  • Library creation/verification
  • Issues in automation and randomization
  • Testcase execution
  • Run time issues, design/TB optimizations
  • Emulation/Prototyping challenges
  • Debug
  • SW debug challenges
  • Isolating the HW problem
  • Coverage closure


Working as a Technical lead in MCU division at Texas Instruments, currently focusing on Analog integration. Earlier worked on IP verification, SoCverification, Emulation, Prototyping, Silicon Validation and Leading teams.Has six publications and three patents on verification and micro-architecture.

He holds MSc degree from IISc, Bangalore and BE from PSG College of Technology, Coimbatore.

View the Presentation Material:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.