Sandeep Gor, Cadence Design Systems, Bangalore 2015-04-20T14:44:16+00:00
Name:Sandeep Gor
Designation:Staff Application Engineer,Cadence Design Systems, Bangalore
Title:Hardware-Software Co-Verification


Finding issues in the embedded systems later in the design cycles could cause lot of financial damage and sometimes it could be life threatening as applications of embedded systems ranges from home appliances to aeronautics to medical instrumentations. Ever shrinking time-to-market demands reduced product development cycle.These pose new challenges in today’s embedded system development.

To avoid failure later in design cycle and to achieve time to market demand, it became necessary that as soon as silicon comes out, it is very much compatible with software and at the same time, software is also compatible with hardware. This requires early software development along with actual hardware design. Running early software on RTL design has become a need of an hour rather than a desire. Multicore architecture such as ARMv8 demands a totally new way of doing verification. We’ll discuss about the different challenges posed by this new approach to develop software along with design hardware development.

Key Points:

  • Paradigm shift in System Development
  • Challenges comes along with this paradigm shift
  • Possible solutions


Staff Application Engineer with Cadence Design Systems, Bangalore for last 6 years.
Total 14 years of experience in Verification ranging from block level to IP level to Sub-system level to SoC level. Prior to Cadence design systems, also worked for Texas Instrumentation and Infineon.

View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.