Verification IP – Buy vs Build 2017-04-27T12:48:13+00:00
Conference:DVClub India – April 2017  (click here to see full programme)
Speaker:Sangeeta Soni
Presentation Title:Verification IPs: Build vs Buy
Abstract:This presentation describes the VIP from Build vs Buy approach within the organization and covers the point that runs in favor of BUILD vs BUY, highlighting the advantages of both approaches and discusses tradeoff. This presentation will givedeep understanding of typical challenges and advantages of VIP product from Reusability, development cost, Time to Market and ecosystem around VIPs which will enable users to understand both the approaches.

Most critical for IP developer and SoC integrator is high level of quality verification, increase in confidence in the coverage, compliance and interoperability of Semiconductor IP. Itrequireshigh quality of VIP to validate the IP quality both standalone and within the final SoC design to meet the demanding verification schedules.It is important to continuework with various standard organizations to enable the availability of VIP by providing additional tools to grade the quality of IP, interoperability with other blocks, and EDA environments. Appropriate use of VIP will enable designers to reduce the risks associated with the core development and thereby increase its adoption in SoC designs.

VIP is indeed a powerful technology to help in meeting the requirements of IP/SoC developer as well as verification team experts and help design teams to streamline their process wherever possible and move to top level design flows with reusable components. VIP is a valuable technology that can serve two purposes:  Technology to improve the quality of IP and a technology for SoC integrator for the success.

Speaker Bio:Sangeeta Soni is working as Senior Application Engineer at Cadence Design System with responsibility of supporting VIP business for Bangalore region. Previously, Sangeeta worked with Mentor Graphics (Siemens) as a R&D member with active involvement in PCIe Verification-IP development and customer support. She has two publications in International Journals to her credit.

View the Presentation Materials:

  • Under review process. We will update shortly.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.