IP Verification Challenges 2017-05-04T09:38:22+00:00
Conference:DVClub India – May 2016  (click here to see full programme)
Speaker:Dinesh Kumar Malviya
Organisation:Rambus Chip Technologies
Presentation Title:IP Verification Challenges
Abstract:IP verification is very challenging process and it involves great level of technical understanding, planning, and execution efforts. As designs become larger and more complex, the challenge of verification has become extremely difficult. IP provider has to plan and develop process to address different IP verification challenges.

Below are the key IP Verification Challenges:

  • IP Quality dealing with design complexity
  • Time to market
  • Make or Buy
  • IP Validation, compliance, interoperability, and certification
  • Customer collaterals, support and integration
Speaker Bio:Dinesh Malviya has over 16 years of experience in IP design and verification. Presently he is working at Rambus Chip Technologies Ltd India as Sr. Engineering Manager and managing worldwide verification team. His expertise lies in driving and managing complete flow of IPs mainly in memory, networking and high speeds SerDes domains. He has successfully completed TO of many digital and mixed signal IPs and played key role in customer win and chip success. He has been publishing papers in different international and local conferences. Prior to joining Rambus, he had worked at GDA Technology Ltd India and Bharat Electronics Ltd India.

View the Presentation Material:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.