Reuse – Key for mitigating IP Verification Challenges 2016-05-17T06:12:52+00:00
Conference: DVClub India – May 2016  (click here to see full programme)
Speaker: Malathi Chikkanna
Organisation: Broadcom Limited
Presentation Title: Reuse – Key for mitigating IP Verification Challenges
Abstract: The most significant factors that many chipmakers should consider are cost and time-to-market. With the current complexity of the chips, the biggest bottleneck is “verification”. Companies may choose to use pre-verified hard or soft IP developed by the IP providers which is readily available. Or they may choose to develop their own IP verification infrastructure using the advanced verification methodologies such as UVM. Irrespective of what the approach is being adopted, Reuse is the key for mitigating IP verification challenges.
Speaker Bio: Currently working in Broadcom Limited as the Principal Engineer and has over 15 years of global experience working with leading firms such as AMD, IBM, Wipro etc. Her expertise lies in architecting the verification infrastructure, planning and execution using advanced verification methodologies such as SV-UVM/OVM in the areas of PCI Express, DDR Memory Controller, ARM based protocols, SDRAM Controller, Hard Disk Controller(HDC).

View the Presentation Material:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.