Alex Netterville 2014-07-23T11:37:01+00:00


Name:Alex Netterville
Designation: Senior Engineer
Title:Formal – Leaving the nest

Abstract: Faced with challenges in gaining adoption, Formal verification now has high level buy-in at ARM. This presentation explores some of these adoption issues and solutions from the perspective of a new product development called “Pelican”. It explores past, present and new methodologies coming online and discusses concepts where formal is of high value, or has unique qualities to offer. It is very much a whistle stop tour, from high level architectural verification to buried interface contracts. It ends with a set of areas for EDA vendors to ponder from our formal wish list at ARM

Biography : Alex Netterville has been working at ARM for nearly ten years, and got the bug for formal while working on property synthesis and wiring scripts for FPGA as a summer placement. He went on to write his final year thesis on this topic. Upon joining ARM permanently, he was working on CPU cores in both design and verification capacities equally, and has done so ever since on a range of ARM cores out in the market. Having done formal AND simulation test benches, formal won the day for him and he is now an ardent advocate for this technology in all aspects of design and verification. Where there’s an interesting question to be asked about a design, chances are he’s tried asking it, and when he isn’t doing that he’s leading a team of engineers on new developments looking at rolling formal verification out to the masses

Formal Verification Seminar Presentation                                                                    Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.