Anthony Wood 2014-07-23T11:37:36+00:00



Name:Anthony Wood
Designation:Principle Hardware Design Engineer
Title:Mutation Testing for Structural Coverage

Abstract: Structural coverage metrics are a key piece of information used by verification managers to sign off a design block.  The traditional structural coverage metrics (statement, branch, expression) cannot be reliably produced for blocks verified using property checking.  This usually means that property checking alone cannot be used to verify a design block; an additional dynamic testbench and tests must be created to obtain structural coverage metrics for the block.  This requires additional engineering effort, and prevents property checking from breaking through to become a stand-alone verification technology.  Mutation testing systematically mutates the structure of the RTL ensuring that each mutation causes a property to fail.  It offers an alternative structural coverage metric, potentially allowing block sign off based on property checking alone.

Biography: Anthony Wood is a principal hardware design engineer for Imagination Technologies in the PowerVR team.  He previously lead the verification at Xmos Semiconductors, and before that he worked for Infineon as part of the TriCore design team.

 Video Presentation                                  Apologies, presentation slides are not available

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.