Ashish Darbari and Sam Elliot 2014-07-23T11:34:04+00:00

Imagination

Name:Ashish Darbari  ( Leading Hardware Design Engineer)Sam Elliot (Hardware Design Engineer)
Title:Stretch Your Imagination: From Validation to Verification Using Formal Methods

Abstract: At Imagination we see comprehensive verification methodologies as key to maximising the effectiveness of our customers’ as well as our own engineers in the face of ever increasing design complexity. We use a variety of verification techniques, including formal methods, to ensure that our IP cores and SoC platforms meet the highest possible standards of quality. Our success comes from leveraging our growing dedicated formal verification team formed of domain specialists through to generalists. We will highlight key advancements and different use models, describing our vision for the use of formal methods in leading edge production design flows. We will also explain how we use formal methods to tackle an ever growing set of verification challenges by building an ecosystem of engagements across our partners in the EDA industry and the academic community.

Biography:

Dr Ashish Darbari joined Imagination Technologies in September of last year where he is pioneering the development and adoption of formal methods. He has published nearly a dozen research articles in leading international conferences and workshops, and regularly contributes to paper reviews in top conferences. After obtaining his Masters from TU Dresden, he completed his Doctorate from the University of Oxford during which he worked at Intel’s Strategic CAD Labs in USA. Prior to joining Imagination, Dr Darbari worked as a Post Doc at the University of Southampton, ARM, and General Motors, R&D.

Dr Sam Elliott completed his Masters degrees from University of York and Cambridge, and then a PhD in Mathematical Analysis from the University of Leeds. After a year of Postdoctoral research he moved to the private sector, and started at Imagination a little over a year ago.

Apologies, the presentation and webinar recording are not available.

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.