James Pascoe-ST 2014-07-23T11:31:25+00:00

STMicroelectronics

st

 

 

 

Name:James Pascoe
Designation:Microprocessor Architect
Title:Adopting Formal Methods in the Verification of ARM Based CPU Subsystems

Abstract:

The CPU team at STMicroelectronics (Bristol) recently investigated the use of formal methods to increase productivity and quality in the verification of ARM based CPU subsystems. We evaluated a formal tool (Jasper) at the unit, block and sub-system level for three designs and found a number of benefits in terms of effort saved and reusability. We developed constrained random equivalents to increase our confidence in the tool and to make direct comparisons between the approaches. This talk presents the results of our study and also highlights some of the pitfalls we encountered.

Biography:

James Pascoe is a Microprocessor Architect at STMicroelectronics in Bristol, UK. James is currently the Project Manager for the functional verification of a range of ARM CPU subsystems that are targeted at mobile and consumer applications. James’ verification interests include the use of formal methods and optimising verification work-flows for efficiency. While at ST, James has also worked in the areas of Product Engineering, Processor Development and Security, both in hardware and software roles. Before joining ST, James was a Software Engineer for U4EA Technologies where he developed novel Quality of Service software for IP networking devices. Prior to U4EA, James was a Research Fellow at Emory University in Atlanta, GA where he developed a suite of semantically enhanced multicast communication primitives. James holds a first class BSc (hons) in Computer Science and a PhD in IP networking both from The University of Reading. In addition, James holds an MBA (with distinction) from The University of Warwick. James was made a chartered engineer in 2008.

Formal Verification Seminar Presentation                  Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.