Julia Dushina-ST 2014-07-23T11:34:51+00:00






Name: Julia Dushina
Designation: Verification Engineer
Title: Using Property Checking to find a difficult bug in DMA block: Industrial Experience

Abstract: This talk describes an experience of nailing a DMA bug in a production chip. Whilst debugging a problem in a set-top-box board, it was understood that a DMA did not function correctly and corrupted data during transfer from internal to system memory. Property checking was used to find the bug source in record time for such a problem.

Biography : Julia Dushina graduated from Tallinn Technical University in Estonia in 1990 and stayed there as a verification engineer. In 1995 she obtained her Master Degree in Computer Science from Institut National Polytechnique de Grenoble (INPG) in Grenoble, France. In 1999 she obtained her Philosophy Degree in Computer Science from Universite Joseph Fourier in Grenoble, France. Since then she has been working at STMicroelectronics in Bristol at various positions leading verification teams and techniques.

Formal Verification Seminar Presentation                  Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.