Mark Handover 2014-07-23T11:34:20+00:00

Mentor Graphics

Name:Mark Handover
Designation:European Application Engineer
Title:Time Equals Money:  Faster Time to Market with Formal Verification

Abstract :  It’s easy to tabulate and scrutinize project costs due to human and capital resources.   However, the financial cost of being late to market is potentially orders of magnitude greater than the up-front investment cost and thus poses a much greater risk to profitability.   Mentor Graphics will examine how formal verification helps project teams improve certainty in their semiconductor development project timelines and satisfy their time-to-market requirements.

Biography : Mark has been involved in the design & verification of complex SoC’s for over 15 years with positions in a number of commercial and mil-aero companies.   He has worked in his current role, as an applications engineer with Mentor Graphics for the past 11 years with expertise in formal and assertion based verification.  Mark holds a BEng in Digital Systems Engineering from the University of the West of England, in Bristol, UK.

Formal Verification Seminar Presentation                  Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.