Dan Benua, Synopsys 2014-07-23T06:39:33+00:00

Name: Dan Benua
Designation: Principal Engineer
Title: Leveraging Formal in an Integrated Verification Platform

Abstract:  One of the perennial challenges for formal verification has been integration with other verification methods. The currently popular “app” model of formal deployment has emphasized specialized niches where formal can solve specific verification problems. However, the next generation of formal solutions must broadly support accelerating verification closure by combining simulation, emulation, static structural analysis, and language linting with formal techniques in a common platform. Such a next-generation unified formal verification solution must also provide the performance, ease-of-use, and cross-domain debug required by companies to meet demanding SoC design- and verification productivity and efficiency requirements.

This talk will explore some of the challenges and opportunities of combining formal technologies and methodologies with other verification techniques. We discuss combining formal techniques with advanced static structural analysis to find bugs, reduce spurious results, and accelerate root cause determination. We will also examine new formal/simulation coverage metrics that can improve designers visibility and the precision of coverage closure. Finally we will look at how formal techniques can help debug issues detected by other verification approaches.

Biography:  Dan has been working on formal verification methodology and deployment at Synopsys for 15 years. He currently leads a team developing advanced formal verification engines and helps direct the development of the unified verification platform described in this talk. Prior experience includes development of tools for simulation model creation, timing analysis, and re-targetable microcode compilation. Dan received the MSEE degree from Stanford University. Outside of work, Dan enjoys building and flying experimental aircraft.

Formal Verification Seminar Presentation                                                                                  Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.