Dr. Anthony Fox, Cambridge University 2014-07-23T06:31:54+00:00

Name: Dr. Anthony Fox
Designation: Senior Research Associate
Title: Applied Theorem Proving: Modelling Instruction Sets and Decompiling Machine Code

Abstract: There are number of safety and security critical applications where there is a call for reasoning about low-level machine-code. These “high-assurance” applications include the formal verification of micro-kernels (e.g. seL4) and compilers (e.g. Compcert and CakeML). This talk will discuss recent work on formally specifying Instruction Set Architectures (ISAs) using a domain specific language, L3, which provides facilities for generating specifications as Standard ML and HOL4. Models of ARM, MIPS and x86-64 have been developed and validated. Automated reasoning tools have been developed within the HOL4 interactive theorem prover, providing facilities for “certifiably decompiling” machine-code into mathematical functions.

Biography: Dr Anthony Fox studied computer science at Swansea University and his thesis was on the correctness of microprocessor designs.  After a short stint at Dera (now QinetiQ), he joined the Cambridge University Computer Laboratory working for Professor Mike Gordon.  Having completed a formal verification of the ARM6 micro-architecture using the HOL4 interactive theorem prover, he has subsequently worked on developing models and tools for machine-code verification.  Recently his focus has been on designing and using a custom ISA specification language, called L3.

Formal Verification Seminar Presentation                                                                                    Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.