Joerg Mueller, Cadence 2014-07-23T06:40:15+00:00

Name:Joerg Mueller
Designation:Senior Verification Engineer
Title:From the Apps to the Solutions

Abstract: Two years after innovating the formal verification market with the concept of “Apps” we see wide parts of the industry are aligning on this approach to deploy formal verification in a mainstream fashion.  While most of these apps are built around formal analysis, they also require to be integrated in the overall verification strategy leveraging metrics and dynamic capabilities to extend to their full value.  Recent examples of integrated verification solutions are X propagation and low power modeling, which require semantic and syntactic consistency across all engines of a verification platform. This talk will discuss these solutions using Cadence Incisive tool suite. Biography: Joerg Mueller is a Senior Verification Engineer in the Product Expert Team at Cadence.  He received a diploma in Electrical Engineering at the Friedrich Alexander University in Erlangen and has worked at various design and EDA companies such as Siemans, Infineon, IKOS and Mentor Graphics and has been with Cadence since 2006.  Joerg has accumulated 17 years of experience in the domain of Formal Verification with 14 years’ experience in the EDA Industry.

Formal Verification Seminar Presentation              Recording unavailable at the request of the speaker

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.