Professor Thomas Melham, University of Oxford 2015-08-03T13:11:59+00:00

Name:Professor Thomas Melham
Designation:Professor of Computer Science
Title:Effective Validation of Low-Level Firmware

Abstract: Today’s microelectronics industry is increasingly confronted with the challenge of developing and validating software that closely interacts with hardware.  These interactions make it difficult to design and validate the hardware and software separately; instead, a verifiable co-design is required that takes them into account.  This talk explores a new approach to co-validation of hardware/software interfaces by formal, symbolic co-execution of an executable hardware model combined with the software that interacts with it. Biography: Tom Melham is a Professor of Computer Science at the University of Oxfordand a Fellow of Balliol College.  He received his Ph.D. from the Universityof Cambridge in 1990 for his foundational  research in formal hardwareverification and mechanised reasoning. Professor Melham is the author of numerous scientific publications and a regular speaker at international scientific conferences. His research contributions include results in deductive theorem proving; software architectures for formal reasoning tools; software, firmware and hardwareverification; formal modelling of systems; combined model checking andtheorem proving; abstraction techniques; integrating formal verificationinto industrial design methodologies and the foundations of systemsbiology.  He works closely with leading companies in microelectronicsdesign on advanced tools and methods for chip design validation, and serveson the Technical Advisory Board of Jasper Design Automation.

Formal Verification Seminar Presentation                      Recording unavailable at the request of the speaker

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.