Sergio Marchese, OneSpin Solutions 2014-07-23T06:38:23+00:00


Name:Sergio Marchese
Designation:Senior Field Application Engineer
Title:Safety Critical Component Verification Leveraging Formal Techniques

Abstract: For one class of Integrated Circuit (IC) design, the importance of correctly operating silicon far exceeds monetary concerns. ICs are leveraged in multiple safety critical applications, for example, automotive, avionics and biomedical systems. The rigorous and exhaustive nature of formal verification makes it ideal for these designs to ensure they meet the requirements of certification standards, such as ISO 26262. This presentation will focus on the use of formal techniques to apply elements of the standards during the verification of these safety critical components.

Biography: Sergio Marchese has 13 years of experience in the semiconductor industry in the areas of hardware verification and Design for Test (DFT).  Sergio has worked with numerous EDA and ASIC/FPGA development companies, from large and established organizations to startups in Europe, the United States and Japan.  He has held multiple positions with responsibilities in technical marketing, pre-sales support, project planning and execution.  Sergio’s area of expertise is formal verification and his achievements include:  building and leading a team of formal experts to verify a large portion of a communication SoC; developing a property-based transaction-level model of a configurable IP and integrating automated formal verification solutions into corporate design flows.  Sergio earned a Master of Science degree in Electronic Engineering from University of Catania in Italy.

Formal Verification Seminar Presentation                                                                                  Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.