Tim Blackmore, Infineon 2014-07-23T06:38:44+00:00

Name: Tim Blackmore
Designation: Verification Manager
Title: Using Formal Methods in Safety Verification

Abstract: Over time hardware can degrade and it is important that any degradation that can affect safety critical applications can be detected. Hardware and software safety mechanisms are used to detect such faults and safety standards, such as ISO262626, require you to quantify how sensitive to faults these mechanisms are. A fault coverage in excess of 99% may be required and this is usually measured with fault simulations. For such high coverage requirements it is necessary both to identify which logic is safety critical (and so is covered by safety mechanisms) and to have high quality stimuli. This presentation describes some early work on using formal methods to help achieve both of these requirements.

Biography: Tim manages a team responsible for CPU, IP and subsystem verification. He has worked across all the usual verification methodologies and, in particular, has been working in formal verification for over 13 years. Prior to working in verification he obtained a Ph.D. in Pure Mathematics and worked as a research fellow, publishing in leading maths and engineering journals.

Formal Verification Seminar Presentation                                                                                Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.